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I. INTRODUCTION
Thin-film transistors (TFTs) are the key technology of active-matrix flat-panel displays. Amorphous oxide semiconductor (AOS) TFT technology is a strong candidate because the fabrication process of AOS TFTs is as simple as that of a-Si TFTs even though the performance of AOS TFTs is much superior to that of the a-Si TFTs [1] . Especially, amorphous indium zinc oxide (a-IZO) without Ga should be considered as a promising material, which is suitable for any high frame rate display, such as active-matrix organic light-emitting diodes (AMOLEDs) or system-on-panel applications since it demonstrates higher mobility at high carrier concentration [2, 3] .
On the other hand, a-IZO TFT is one of the AOS TFTs, which are still facing with an instability issue under simultaneous positive gate and drain bias stress (SPGDBS) [4] . Also, such instability issues have been analyzed by many research groups and some of them have focused on the negative shift of threshold voltage (DV T ) under SPGDBS as well. This degradation effects were electron-hole pairs and self-heating [5] . However, in terms of investigating the degradation mechanism, there have been controversial thoughts: hole trapping into back channel by electron-hole pairs [5, 6] , donor-state creation at channel layer [7, 8] . Such mechanisms have not been quantitatively clarified yet including which mechanism is responsible for the DV T .
In this work, a parallel negative shift of the transfer curve under SPGDBS is investigated. The measurement of TFT with various channel widths, temperature and Silvaco Atlas TCAD simulation [9] were employed to verify and quantify the proposed combination mechanism.
II. DEVICE FABRICATION AND MEASUREMENT RESULTS
The self-aligned top-gate a-IZO TFTs used in this study were integrated with a glass substrate as shown in Fig. 1 . The fabrication process was as follows. The 50 nm thick a-IZO films (T IZO ) were deposited as active layers using radio frequency magnetron sputtering at room temperature (RT). The sputtering gas was composed of Ar and O 2 of 100:1 flow rate. Also, the sputtering target which was used for the a-IZO deposition has 1:1 In:Zn atomic ratio, and the active layers were patterned by wet etching. After that, the N 2 O plasma treatment was implemented for 120 s on the active layer pattern. Subsequently, a 100 nm thick SiO x gate insulator was deposited without vacuum breaking. 
(a) evidence for generation of self-heating because a-IZO has low thermal conductivity and surround with insulator, which is similar SiO x [10, 11] . Especially, the wider W ch has higher self-heating than narrower W ch during the SPGDBS [6, 8] , which is consistent with Fig. 2(c) .
III. DISCUSSION
The degradation mechanisms of negative DV T were the hole trapping into back channel by electron-hole pairs and the donor-state creation (i.e. oxygen vacancy, zinc interstitial and so on) [12] . While the former is triggered by the impact ionization followed by the generation of electron-hole pairs, the later can be enhanced by collision of hot carrier or self-heating.
In order to analyze the donor-state creation of the active layer, firstly, we extracted subgap density-of-state (DOS) by using multi frequency capacitance-voltage (C-V) method [13] because the collision of hot carrier or self-heating can affect active layer, which performs a current path [7] . Fig. 3(a) and (b) show DOS at pristine (Black square symbol) and after SPGDBS (Red circle symbol), respectively. It was confirmed that the delta-DOS (Blue triangle symbol) is the change amount of DOS during SPGDBS.
We extracted parameters by fitting through Gaussian Eq. ( Fig. 3 (a) and (b). In addition, based on the results shown in Fig. 3 (a) and (b), shape of delta-DOS was not only fitted by Eq. (1), energy level of delta-DOS, but also is analogous to the extracted level by other groups [12, 14] . Specifically, it is widely believed that the doubly ionized oxygen vacancy (V O   2+ ) is observed 0.1~0.3 eV from conduction-band [8, 14] . Fig. 3 (a) and (b) can be obvious evidences that the increase in W ch correspond with more generating donor-state because the selfheating is increased even more by increase in W ch and the increase in internal temperature of TFT will accelerate V O 2+ generation. Also, many groups have studied about the relationship between channel width and temperature [6, 8] .
To further verify the heating effect, we conducted experiment shown in Fig. 3(c) Therefore, to quantitatively analyze the mechanism of SPGDBS-induced DV T , we confirmed whether the donorstate creation shown in Fig. 3(a) and (b) can explain the measurement values of ΔV T through TCAD simulation. As a result, the donor-state creation can explain only 19% of ΔV T after the stress as shown in the case (i) in Fig.  5(b) . Thus, ΔV T cannot quantitatively be explained only through donor creation caused by V O
2+
.
So, we additionally study the other mechanism, which is hole trapping. To verify the possibility of hole trapping, we use Silvaco Atlas TCAD simulation. The twodimension (2-D) simulation structure is shown in Fig.  4 (a) and specific parts are marked by dashed lines (X 1 , X 2 , Y). We verified vertical (Y) and lateral near gate insulator (X 1 ) electric field at SPGDBS shown in Fig. 4(b) and (c), respectively. The electron-hole pair can be generated by impact ionization at drain edge [6, 16] because SPGDBS is high current stress as shown in Fig. 4(b) . While electrons got out through the drain, holes would be trapped by high electric field into buffer layer during SPGBDS as shown in Fig. 4(c) .
We performed transient simulation to verify the possibility of hole trapping into buffer layer. As the simulation result in Fig. 4(d) indicates, we verify a large amount of hole trapping in buffer during SPGBDS. In addition, we observed that the increase in W ch corresponds with the increase in concentration of trapped hole. However, the impact ionization rate was ~10 17 cm -3 s -1 and unrelated to W ch . But, as shown in Fig. 4(f) , the increase in W ch correspond with the increase in lattice temperature (T Lattice ). Thus, the increase in trapped hole by the increase of W ch can be explained with the increase in probability of trapping generated by W ch , not the hole concentration. This also can be well explained through thermally enhanced hole trapping into buffer layer due to the self-heating [6, 16] . Since thermal emission enhances the hole trapping by Poole-Frenkel effect in simulation [17] , wider W ch corresponds with concentration of hole trapping in the buffer layer under SPGDBS simulation shown in Fig. 4(d) .
To verify quantitatively the effect of two mechanisms, the measured transfer curves (symbol) are compared with at t str =0 and 10 ks shown in Fig. 5(a) , respectively.
In addition, the extracted ΔV T along t str at W ch =30 and 50 mm was shown in Fig. 5(b) , respectively. As a result, the total ΔV T reproduces the measured ΔV T very well. Based upon the simulated and extracted results in our study, it is confirmed that the mechanisms of negative ΔV T shift were both (i) delta-DOS (19%) (ii) hole trapping (81%) at W ch =30 and 50 mm even though W ch is different. In addition, it is important to take a notice that both (i) delta-DOS and (ii) hole trapping were affected by self-heating, i.e., W ch .
IV. CONCLUSION
The SPGDBS-induced instability mechanism was quantitatively investigated in self-aligned top-gate a-IZO TFTs. As a result, it is identified that the portion of DV T of donor-state creation takes up 19%, and the 81% of DV T is for the hole trapping. These two mechanisms are enhanced based upon the internal temperature of TFT and thus, it can properly explain the increase in DV T by self-heating due to the increase in W ch . All analyzed results were verified by reproducing transfer curves through TCAD transient simulation. The discussed mechanisms and simulation results are expected to be useful in quantitatively characterizing the instability of high performance oxide TFT at AMOLED operating condition. 
